

## EGC221: Digital Logic Lab

### Experiment #1 Basic Logic Gate Simulation

Student's Name:	Reg. no.:
Student's Name:	Reg. no.:
Semester: Fall 2021	Date: 24 January 2021

#### Assessment:

Assessment Point	Weight	Grade
Methodology and correctness of results		
Discussion of results		
Attendance and participation		
<b>Assessment Points' Grade:</b>		

#### Comments:







**Experiment #1:****Basic Logic Gates****Objectives:**

The objectives of this experiment are to:

1. Introduce students to the tools, facilities and components needed for the experiments in digital electronics,
2. Relate voltage levels and electrical connections to digital logic levels, and
3. Verify the operation of the basic logic gates.

**Discussion:**

Digital electronic circuits are built using logic gates. Each logic gate implements a logic function such as the NOT (also known as the inverter), the AND, the OR and the Exclusive OR (also known as the EX-OR gate). In some cases the output of a gate is internally inverted. The AND gate with the output inverted is called the NAND gate. The OR gate with the output inverted is called the NOR gate. The EX-OR gate with the output inverted is called the EX-NOR gate.

(i)	NOT	AND	OR	EX-OR	NAND	NOR																																																																																	
(ii)																																																																																							
(iii)	$X = \bar{A}$	$X = A B$	$X = A + B$	$X = A \oplus B$	$X = \overline{A B}$	$X = \overline{A + B}$																																																																																	
(iv)	<table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr><th>A</th><th>X</th></tr> </thead> <tbody> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </tbody> </table>	A	X	0	1	1	0	<table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr><th>A</th><th>B</th><th>X</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	A	B	X	0	0	0	0	1	0	1	0	0	1	1	1	<table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr><th>A</th><th>B</th><th>X</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	A	B	X	0	0	0	0	1	1	1	0	1	1	1	1	<table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr><th>A</th><th>B</th><th>X</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	X	0	0	0	0	1	1	1	0	1	1	1	0	<table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr><th>A</th><th>B</th><th>X</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	X	0	0	1	0	1	1	1	0	1	1	1	0	<table border="1" style="display: inline-table; vertical-align: middle;"> <thead> <tr><th>A</th><th>B</th><th>X</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	A	B	X	0	0	1	0	1	0	1	0	0	1	1	0
A	X																																																																																						
0	1																																																																																						
1	0																																																																																						
A	B	X																																																																																					
0	0	0																																																																																					
0	1	0																																																																																					
1	0	0																																																																																					
1	1	1																																																																																					
A	B	X																																																																																					
0	0	0																																																																																					
0	1	1																																																																																					
1	0	1																																																																																					
1	1	1																																																																																					
A	B	X																																																																																					
0	0	0																																																																																					
0	1	1																																																																																					
1	0	1																																																																																					
1	1	0																																																																																					
A	B	X																																																																																					
0	0	1																																																																																					
0	1	1																																																																																					
1	0	1																																																																																					
1	1	0																																																																																					
A	B	X																																																																																					
0	0	1																																																																																					
0	1	0																																																																																					
1	0	0																																																																																					
1	1	0																																																																																					

**Figure 1.** Basic Logic Gates.

Figure 1 shows the basic logic gates. Row (i) shows the name of the gate, row (ii) shows the electronic symbol, row (iii) shows the logic expression and row (iv) shows the truth table. A truth table is a table showing all possible values at the inputs of a digital circuit and the corresponding value of the output.

**Procedure:**

Use Logisim to solve the following exercises.

- (a) Download and Run Logisim and place the **AND** gate component by clicking on the corresponding gate icon as shown in Figure 2. Also change the number of inputs to 2.




Figure 2. Logisim: Placing an AND Gate.

- (b) Place 2 inputs and 1 output, as shown in Figure 3.




Figure 3. Logisim: Placing Inputs and Outputs.

(c) Click on the Arrow and Place Wires, as shown in Figure 4.




Figure 4. Logisim: Placing Wires.

(d) Add Labels by first clicking on an entity, followed by filling in the label field, as shown in figure 5.




Figure 5. Logisim: Placing Labels.

- (e) Click on the Hand and use it to modify the input values by clicking on the corresponding input. Fill in and verify the AND truth table by going through the states, as shown in Figure 6.




Figure 6. Logisim: Verifying the AND gate through Simulation.

Table 1. AND Truth Table.

A	B	A AND B
0	0	
0	1	
1	0	
1	1	

- (f) In LOGISIM place the **OR** gate circuit (with I/O) and verify its operation through Simulation. Complete **Figure 7** and **Table 2**.

[Insert Logisim circuit here]


**Figure 7.** OR Gate Circuit.

**Table 2.** OR Truth Table.

A	B	A OR B
0	0	
0	1	
1	0	
1	1	

(g) In LOGISIM place the **NOT** gate circuit (with I/O) and verify its operation through Simulation. Complete **Figure 8** and **Table 3**.

[Insert Logisim circuit here]




**Figure 8.** NOT Gate Circuit.

**Table 3.** NOT Truth Table.

A	NOT A
0	
1	

(h) In LOGISIM place the **XOR** gate circuit (with I/O) and verify its operation through Simulation. Complete **Figure 9** and **Table 4**.

[Insert Logisim circuit here]




**Figure 9.** XOR Gate Circuit.

**Table 4.** XOR Truth Table.

A	B	A XOR B
0	0	
0	1	
1	0	
1	1	

- (i) In LOGISIM place the **NAND** gate circuit (with I/O) and verify its operation through Simulation. Complete **Figure 10** and **Table 5**.

[Insert Logisim circuit here]




**Figure 10.** NAND Gate Circuit.

**Table 5.** NAND Truth Table.

A	B	A NAND B
0	0	
0	1	
1	0	
1	1	

- (j) In LOGISIM place the **NOR** gate circuit (with I/O) and verify its operation through Simulation. Complete **Figure 11** and **Table 6**.

[Insert Logisim circuit here]



**Figure 11.** NOR Gate Circuit.

**Table 6.** NOR Truth Table.

A	B	A NOR B
0	0	
0	1	
1	0	
1	1	

(k) In LOGISIM place the **XNOR** gate circuit (with I/O) and verify its operation through Simulation. Complete **Figure 12** and **Table 7**.

[Insert Logisim circuit here]

**Figure 12.** XNOR Gate Circuit.

**Table 7.** XNOR Truth Table.

A	B	A XNOR B
0	0	
0	1	
1	0	
1	1	

Conclusions (discussion of results):